



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box, 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/538,012	03/29/2000	Carole Dulong	42390.P6156	6257	
7590 09/02/2004			EXAMINER		
Thomas C Webster			COLLINS, SCOTT M		
	f Taylor & Zafman LLP	ART UNIT	DADED AND OFF		
12400 Wilshire Boulevard			ARTONII	PAPER NUMBER	
7th Floor			2145		
Los Angeles, CA 90025-1026			DATE MAILED: 09/02/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

X

Office Action Summary		Examiner	Art Unit	V		
		Scott M. Collins	2145			
Period f	The MAILING DATE of this communication apports or Reply	pears on the cover sheet	with the correspondence address	s		
THE - External control	MORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. PRISONS of time may be available under the provisions of 37 CFR 1.1 or SIX (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a replect of the provision of	36(a). In no event, however, may y within the statutory minimum of will apply and will expire SIX (6) N , cause the application to become	a reply be timely filed  thirty (30) days will be considered timely.  ONTHS from the mailing date of this commun  ABANDONED (35 U.S.C. § 133).	ication.		
Status	•					
1) 🛛	Responsive to communication(s) filed on 18 Ju	une 2004.				
2a)	This action is <b>FINAL</b> . 2b)⊠ This	action is non-final.				
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C	.D. 11, 453 O.G. 213.			
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-22 is/are pending in the application.  4a) Of the above claim(s) is/are withdray.  Claim(s) is/are allowed.  Claim(s) 1-22 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or	wn from consideration.				
Applicati	on Papers					
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the Corection Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine The oath of the oath oath of the oath oath oath oath oath oath oath oath	epted or b) objected t drawing(s) be held in abey on is required if the drawir	ance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.1	• •		
Priority u	inder 35 U.S.C. § 119					
a)[	Acknowledgment is made of a claim for foreign  All b) Some * c) None of:  1. Certified copies of the priority documents  2. Certified copies of the priority documents  3. Copies of the certified copies of the priori application from the International Bureau ee the attached detailed Office action for a list of	have been received. have been received in ty documents have bee (PCT Rule 17.2(a)).	Application No n received in this National Stage	<b>;</b>		
Attachment	• •					
2) Notice 3) Inform	e of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152)			
U.S. Patent and Tra PTOL-326 (Re	demark Office	ion Summary	Part of Paper No./Mail Date 2004	40818		

Art Unit: 2145

#### **DETAILED ACTION**

1. Claims 1-22 examined.

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Request for Continued Examination on 06/18/2004.

## Response to Arguments

- 3. All rejections under 35 U.S.C. 112 have been withdrawn in light of applicant's arguments.
- 4. Applicant's arguments filed 06/18/2004 have been fully considered but they are not persuasive. Applicant's main argument is that the invention "does not require dedicated hardware." However, this still has not been expressly claimed. Applicant has added the phrase "general purpose" to the claims with the intention of claiming that the invention does not require dedicated hardware. However, this form of negatively claiming applicant's invention does not accomplish this intention because any hardware designed to assist in the gather/scatter operation that also happens to be used for any other operation ceases to be "dedicated" to just the gather/scatter operation. Applicant is advised to amend the claims such that they reflect what the invention does and not what the invention does not do.

#### Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2145

6. Claims 1-4, 8-11, 14-17, and 21-23 are rejected under 35 U.S.C. 102(b) as being anticipated by Austin et al., U.S. Patent Number 3,163,850 (herein referred to as Austin).

- 7. Referring to claim 1, Austin has taught a method for performing a gather operation on a general purpose computer processor comprising:
- a. computing addresses for a plurality of data elements of a matrix stored in a memory wherein each data element is identified by one of a plurality of indices and a base address (Austin column 1, line 25 column 2, line 50; column 5, lines 49-70; and figure 1, address adder 103 with inputs: increment value 101 and start address 52), and wherein computing addresses comprises executing a first plurality of instructions to transfer a plurality of said indices from a first storage location where the indices are stored substantially contiguously, to an equal plurality of separate storage locations, wherein each index is assigned its own separate storage location (Austin column 1, line 25 column 2, line 50; column 5, lines 49-70; and figure 1, address adder 103 with inputs: increment value 101 and start address 52);
- b. retrieving each of said data elements from memory based on the computed addresses (Austin column 5, lines 49-73); and
- c. executing a second plurality of instructions, each instruction depositing one or more of said data elements contiguously with other data elements in a general purpose register (Austin column 5, lines 49-73).
- 8. Further, it can be seen from Austin column 1, lines 10-24, column 2, lines 56-57 and column 6, lines 40-42 that Austin expressly discloses the scattering RSV instruction while not fully disclosed the details of the gathering RGV instruction since it is simply the inverse of the fully disclosed scattering RSV instruction.

Art Unit: 2145

- 9. Referring to claims 2 and 15, Austin has taught the method and the computer system wherein said storage locations are general purpose registers (Austin column 1, lines 25-35, column 5, lines 49-73 and figure 1, elements 19, 52, 75. It should also be noted that the basic data storage unit is a register and would inherently be used to store these data elements).
- 10. Referring to claims 3 and 16, Austin has taught the method and the computer system wherein computing addresses further comprises adding each of said indices to a base address (Austin column 5, lines 62-70 and figure 1, address adder 103 and start address 52 which acts as a base address.).
- Referring to claims 4 and 17, Austin has taught the method and the computer system further comprising loading each of said data elements from memory into separate storage locations prior to executing said second plurality of instructions (Austin column 2, lines 51-57, column 5, lines 49-70. Further, it can be seen from Austin column 2, lines 56-57 and column 6, lines 40-42 that Austin expressly discloses the scattering RSV instruction while not fully disclosing the details of the gathering RGV instruction since it is simply the inverse of the fully disclosed scattering RSV instruction.)
- 12. Referring to claim 8, Austin has taught a method for performing a scatter operation on a general purpose computer processor comprising:
- a. calculating addresses in memory to which a plurality of data elements are to be scattered to form a matrix in memory wherein each address in memory is identified by one of a plurality of indices and a base address (Austin column 1, line 25 column 2, line 50; column 5, lines 49-70; and figure 1, address adder 103 with inputs: increment value 101 and start address 52);

Art Unit: 2145

b. executing a plurality of extract instructions, each of said extract instructions extracting one or more of said data elements from a separate storage location in which said data elements are stored contiguously to an equal plurality of separate storage locations (Austin column 5, lines 49-73); and

Page 5

- c. transferring said data elements from said separate storage locations to said calculated addresses in memory (Austin column 5, lines 49-73).
- Referring to claim 9, Austin has taught the method wherein each of said storage locations is a general purpose register (Austin column 1, lines 25-35, column 5, lines 49-73 and figure 1, elements 19, 52, 75. It should also be noted that the basic data storage unit is a register and would inherently be used to store these data elements).
- 14. Referring to claim 10, Austin has taught the method wherein calculating addresses comprises:
- a. extracting indices for each of said data elements into separate storage locations (Austin column 5, lines 62-70 and figure 1, increment value 101 acting as a calculated index); and
- b. adding each of said indices to a base address (Austin column 5, lines 62-70 and figure 1, address adder 103 and start address 52 which acts as a base address.).
- 15. Referring to claim 11, Austin has taught the method wherein storing each of said data elements is accomplished via a plurality of STORE instructions executed by said computer processor (Austin column 5, lines 49-55 where Austin's RSV instruction corresponds to applicant's EXTRACT instruction.).
- 16. Referring to claim 14, Austin has taught a computer system comprising:

Art Unit: 2145

- a. a memory (Austin figure 1, memory 16);
- b. a general purpose processor communicatively coupled to the memory (Austin figure 1, all elements beside memory 16 comprise the processor); and
- c. a storage device communicatively coupled to the processor and having stored therein a sequence of instructions (Austin figure 1, memory 16 and column 1, lines 10-35) which, when executed by the processor, causes the processor to at least,
  - 1. compute addresses for a plurality of data elements of a matrix stored in memory wherein each data element is identified by one of a plurality of indices and a base address (Austin column 1, line 25 column 2, line 50; column 5, lines 49-70; and figure 1, address adder 103 with inputs: increment value 101 and start address 52), and wherein computing addresses comprises executing a first plurality of instructions to transfer a plurality of said indices from a first storage location where the indices are stored substantially contiguously, to an equal plurality of separate storage locations, wherein each index is assigned its own separate storage location (Austin column 1, line 25 column 2, line 50; column 5, lines 49-70; and figure 1, address adder 103 with inputs: increment value 101 and start address 52);
  - 2. retrieve each of said data elements from memory based on the computed addresses (Austin column 5, lines 49-73); and
  - 3. execute a second plurality of instructions, each instruction to deposit one or more of said data elements contiguously with other data elements in a general purpose register (Austin column 5, lines 49-73).

Art Unit: 2145

17. Referring to claim 21, Austin has taught the method wherein computing addresses comprises executing a series of instructions, each instruction to extract an address index for one of said plurality of data elements (Austin column 5, lines 71-73 where execution of the instruction is repeated until address computation is complete.).

Referring to claim 22, Austin has taught the method wherein said address indices are extracted from a series of contiguous memory locations (Austin column 5, lines 49-70 where Austin's RSV scatter instruction takes a contiguous set of memory and scatters it to a discontiguous set of memory.).

## Claim Rejections - 35 USC § 103

- 19. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 5, 7, 12, 13, 18, 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Austin et al., U.S. Patent Number 3,163,850 (herein referred to as Austin).
- 21. Referring to claims 5, 12, and 18, Austin has not disclosed the method nor the computer system wherein said computer processor executes two or more of said first and/or second plurality of instructions in a single clock cycle. However, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to implement this scatter method in a modern superscalar computer system having an IPC (instructions per clock) of less than 1. One of ordinary skill in the art would have been motivated to do this in order to have a faster and more efficient processing system.

Art Unit: 2145

22. Examiner takes Official Notice (see MPEP § 2144.03) that "superscalar computing" in a computing environment was well known in the art at the time the invention was made. The Applicant is entitled to traverse any/all official notice taken in this action according to MPEP §

Page 8

USPQ 231 (CCPA 1971) (a challenge to the taking of judicial notice must contain adequate

2144.03. However, MPEP § 2144.03 further states "See also In re Boon, 439 F.2d 724, 169

information or argument to create on its face a reasonable doubt regarding the circumstances

justifying the judicial notice)." Specifically, In re Boon, 169 USPQ 231, 234 states "as we held

in Ahlert, an applicant must be given the opportunity to challenge either the correctness of the

fact asserted or the notoriety or repute of the reference cited in support of the assertion. We did

not mean to imply by this statement that a bald challenge, with nothing more, would be all that

was needed". Further note that 37 CFR § 1.671(c)(3) states "Judicial notice means official

notice". Thus, a traversal by the Applicant that is merely "a bald challenge, with nothing more"

will be given very little weight.

23. Referring to claims 7, 13, and 20, Austin has not disclosed the method nor the computer system wherein said registers are 64-bits wide and said data elements are 16-bits in length. However, at the time the invention was made, it would have been an obvious matter of design choice to a person of ordinary skill in the art to store data elements of 16-bits length in 64-bit wide registers, since such a modification would have involved a mere change in the size of a component. A change in size is generally recognized as being within the level of ordinary skill in the art. *In re Rose*, 105 USPQ 237 (CCPA 1955).

Art Unit: 2145

24. Claims 6 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Austin et al., U.S. Patent Number 3,163,850 (herein referred to as Austin) in view of McDonnell et al., U.S. Patent Number 2,968,027 (herein referred to as McDonnell).

Page 9

25. Referring to claims 6 and 19, McDonnell has taught the method and the computer system further comprising storing each of said data elements on a mass storage device (McDonnell column 7, lines 23-28 and figure 1a, tape units 1-6). At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to include a mass storage device as McDonnell has disclosed in the gather-scatter system Austin has disclosed. A person of ordinary skill in the art would have found it obvious to use a more modern mass storage device – such as a hard disk, etc. – as opposed to McDonnell's tape units. One of ordinary skill in the art would have been motivated to incorporate this portion of McDonnell's system into Austin's system because Austin repeatedly points a reader of his patent to McDonnell's system as the basis of his system (Austin column 1, lines 19-24, column 2, lines 33-38 and 45-46, column 3, lines 56-57).

Art Unit: 2145

Page 10

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Scott M. Collins whose telephone number is 703.305.7865. The

examiner can normally be reached on Mon.-Thurs. 7:30 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, David A Wiley can be reached on 703.308.5221. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

smc

August 18, 2004

SUPERVISORY PATENT EXAMINER